Abstract
The single-event upset (SEU) responses of three D flip-flop circuits, including two unhardened, and one current-sharing hardened (CSH) circuit, are examined using device and circuit simulation. The circuit that implements the conventional D flip-flop logic using standard bipolar NAND gates shows much better SEU performance than the other two. Cross coupling at transistor level in the storage cell of the other two circuits increases their vulnerability to SEU. The observed differences are explained by analyzing the differential output of the emitter coupled pair being hit. These results suggest a potential path for achieving sufficient SEU tolerance in high-speed SiGe heterojunction bipolar transistor (HBT) digital logic for many space applications.
Original language | English (US) |
---|---|
Pages (from-to) | 3107-3114 |
Number of pages | 8 |
Journal | IEEE Transactions on Nuclear Science |
Volume | 49 I |
Issue number | 6 |
DOIs | |
State | Published - Dec 2002 |
Keywords
- Charge collection
- Circuit modeling
- Current-mode logic
- Heterojunction bipolar transistor (HBT)
- SiGe
- Single event effects
ASJC Scopus subject areas
- Nuclear and High Energy Physics
- Nuclear Energy and Engineering
- Electrical and Electronic Engineering