A transistorless-current-mode static RAM architecture

H. J. Levy, E. S. Daniel, T. C. McGill

Research output: Contribution to journalArticlepeer-review

4 Scopus citations


We propose a static memory architecture in which each bit consists of a single two-terminal device that is bistable in current. Current-mode operation of the memory array removes the need for cell-isolation transistors, thus, allowing huge increases in density over inverter-based SRAM and capacitor-based DRAM. Low power consumption and fast read/write speeds are ensured by taking advantage of the exponential nature of the memory's current-voltage characteristic.

Original languageEnglish (US)
Pages (from-to)669-672
Number of pages4
JournalIEEE Journal of Solid-State Circuits
Issue number4
StatePublished - Apr 1 1998

ASJC Scopus subject areas

  • Electrical and Electronic Engineering


Dive into the research topics of 'A transistorless-current-mode static RAM architecture'. Together they form a unique fingerprint.

Cite this